Re: Wince OS update Utility

Tech-Archive recommends: Repair Windows Errors & Optimize Windows Performance



"Dean Ramsier" <ramsiernospam@xxxxxxxxxx> wrote in
news:e$gqyb5$HHA.748@xxxxxxxxxxxxxxxxxxxx:

And make sure no exceptions occur. That means no page faults,
stack faults etc. Note that while you have interrupts off,
nothing else (including the OS timer) will run. Keeping in mind
that the operation can take several *seconds* to complete (the
erase, anyway) the system can be disabled for quite a long time.
To do this properly is a far more difficult task than what you
probably have in mind.


IIRC some flash memories (Intel's strata flash?) allows you to suspend
and then resume delete operations and this will allow you to re-enable
interrupts often. Obviously this will slow down the process and will
made also the task more complex.
You should consider also that an error during the upgrade operation
may leave the device in a "bricked" state unless you provide and
alternate OS image that can be booted or other upgrade mechanism.

--
Valter Minute
(the reply address of this message is invalid)
(l'indirizzo di reply di questo messaggio non è valido)
.



Relevant Pages

  • Re: Constant interruptions and left brain - right brain thing
    ... Except for interrupts which you can't always avoid, I have some habits ... to serialize the state of my mind if I have the time to do that. ... I know the brokenness will bother me a lot which practically enforces ...
    (comp.programming)
  • Re: Wince OS update Utility
    ... stack faults ... Note that while you have interrupts off, ... Disabling interrupt is necessary, but you should also check that your ... (l'indirizzo di reply di questo messaggio non è ...
    (microsoft.public.windowsce.platbuilder)
  • Re: PXA27x GPIO Interrupt
    ... Can you please guide me? ... GPIO_x (that means any pin that is not 0 or 1) ... Usually the order of interrupts in IPR should be the same of the ISTs ... (l'indirizzo di reply di questo messaggio non è ...
    (microsoft.public.windowsce.platbuilder)
  • Re: Throwaway cores
    ... The x86 architecture is just too dependent on interrupts. ... spring to mind. ... On TLB misses.... ...
    (comp.arch)
  • Re: Alternative process termination notification in a GUI
    ... I long ago knew how they work, its "just one damned interrupt after ... Did you have parallel interrupts in mind or is by magic? ... Maybe you are confusing interrupts with triggered events. ...
    (alt.lang.asm)