Re: STRATA flash and reset interopt problem

Make sure you issue a read array command after you finish your lock sequence, otherwise when the CPU fetches data after a reboot request it may read in status information instead of block data from the flash.

Geoff
--



skindiver wrote:
I am seeing something really strange with the strata flash FMD driver.
I just implemented block locking on my bootloader code and parameter blocks.

Everything seems to be working except my reset command has now stoped working.
The reset command does an internal watchdog reset (PXA255). I use this also to implement
the KITL Target "Reset Device" command. This was working before I implemented the "locking"
feature and if I "unlock" the blocks the reset majically starts working.
I suspect the reset is really being issued, its just when it tries to reboot it can read the flash and locks up.

If I power cycle (even with the blocks locked) it reboots fine.
If I unlock, then issue the reset it also works.

Can anyone explain this?



.

Relevant Pages

  • [HPADM] Re: reboot necessary after setting time back?
    ... > We want to reset the time, so go back to the future. ... > system is necessary after using the date command. ... > As far as I can tell a reboot should not be necessary. ...
    (HP-UX-Admin)
  • Re: Outlook 2003 Menu command recovery?
    ... Programs and then reboot to get back the News command. ... To reset select Toolbars in customize mode and select ...
    (microsoft.public.outlook.installation)
  • Re: SP1 Blue Screen related to SSTP/VPN?
    ... I reset my TCP/IP stack by using the following command ... netsh int ip reset ... after reboot, it resolved my BSOD issue upon connection using Vista VPN ...
    (microsoft.public.windows.vista.networking_sharing)
  • Re: SmallC
    ... to the host in the form of a 3-byte movement data packet (as described ... the counter is not incremented/decremented until it is reset. ... after the mouse receives any command from the host other than the ...
    (alt.lang.asm)
  • Re: uart testbench help
    ... startC, preset, reset); ... output reg resetC; ... //read an 8bit command from the reciever buffer, ... commands to start and reset signals ...
    (comp.lang.verilog)