Re: How to determine which ceddk api to use



Basically, you are right, except the non-x86 CPU only have memory address.
The intel IXP400 serires SoC is a Xscale(ARM) based CPU, but it still have a
sperated i/o bus to access PCI IO.

"sonu" <sonuthomas@xxxxxxxxx>
???????:1120106354.287965.278570@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
> Hi,
>
> u mean that x86 based processors have both i/o and memory address
> and non-x86 processors have only memory address.
>
> So consider in x86,i have a pci device and that device exports
> both io base address and memory base address under
> HKLM\Drivers\pci\instance\sample
> then which address i have to use for the HalTranslateBusAddress( ) .
>
> Expecting the reply
>
>
>
> Thanking you
>
> with regards
> Sonu Thomas
>


.



Relevant Pages

  • Re: Structure size directives
    ... to do with portable C code, it might trigger a core dump on ... non-x86 CPU. ... emit the code necessary to marshall the data. ... Today, memory is cheap, and we ...
    (comp.lang.c)
  • Re: How to determine which ceddk api to use
    ... and non-x86 processors have only memory address. ... So consider in x86,i have a pci device and that device exports ... both io base address and memory base address under ...
    (microsoft.public.windowsce.platbuilder)
  • Cannot boot image when including USB Storage Class Driver
    ... PCI Device Configurations ... PB Debugger Loaded symbols for 'C:\WINCE600\OSDESIGNS ... Problems can result if the device is being used while configuring ...
    (microsoft.public.windowsce.platbuilder)
  • Re: Help, why PCI bus master memory read fails, many retries?
    ... Maxim Shatskih, Windows DDK MVP ... "Dan Olson" wrote in message ... > I have a PCI device that seems to be unable to read from main memory but ... The PCI device is ...
    (microsoft.public.development.device.drivers)
  • Re: [RFC] MMIO accessors & barriers documentation
    ... transactions in the memory space shared by the host and PCI device. ... And this is _completely_ unrelated to MMIO. ... Why would you need a barrier other than a compiler barrierfor that? ...
    (Linux-Kernel)