Re: How to determine which ceddk api to use

Hi,

u mean that x86 based processors have both i/o and memory address
and non-x86 processors have only memory address.

So consider in x86,i have a pci device and that device exports
both io base address and memory base address under
HKLM\Drivers\pci\instance\sample
then which address i have to use for the HalTranslateBusAddress( ) .

Expecting the reply



Thanking you

with regards
Sonu Thomas

.

Relevant Pages

  • Re: How to determine which ceddk api to use
    ... Basically, you are right, except the non-x86 CPU only have memory address. ... > So consider in x86,i have a pci device and that device exports ... > both io base address and memory base address under ...
    (microsoft.public.windowsce.platbuilder)
  • Cannot boot image when including USB Storage Class Driver
    ... PCI Device Configurations ... PB Debugger Loaded symbols for 'C:\WINCE600\OSDESIGNS ... Problems can result if the device is being used while configuring ...
    (microsoft.public.windowsce.platbuilder)
  • Re: Help, why PCI bus master memory read fails, many retries?
    ... Maxim Shatskih, Windows DDK MVP ... "Dan Olson" wrote in message ... > I have a PCI device that seems to be unable to read from main memory but ... The PCI device is ...
    (microsoft.public.development.device.drivers)
  • Re: [RFC] MMIO accessors & barriers documentation
    ... transactions in the memory space shared by the host and PCI device. ... And this is _completely_ unrelated to MMIO. ... Why would you need a barrier other than a compiler barrierfor that? ...
    (Linux-Kernel)
  • Re: Allocating memory below 4G
    ... I'd got myself all confused -- there is indeed no highmem zone ... Seems that on AMD I can at least use the gart to enable my PCI device ... if I make the apeture big enough. ... But at least it means my PCI device can access memory outside ...
    (comp.os.linux.development.system)