Re: How can I tell programmingly that device is reset from ...

Depends on your CPU and kernel/bootloader.

The CPU usually has a status register which identifies the last reset cause.
You can read that from code, but some bootloaders and/or kernels will reset
the register when the device boots up.

The OEM may have provided a IOCLTL to determine the cause.

--
Bruce Eitman (eMVP)
Senior Engineer
beitman AT applieddata DOT net

Applied Data Systems
www.applieddata.net
An ISO 9001:2000 Registered Company
Microsoft WEP Gold-level Member


"cppdeveloper" <cppdeveloper@xxxxxxxxxxxxxxxxxxxxxxxxx> wrote in message
news:9064919C-412B-4DE6-A0FE-8AF12947E123@xxxxxxxxxxxxxxxx
> How can I tell programmingly that device is reset from a cold-boot
> (hard-reset) or a warm-boot (soft-reset)?
> Thanks!


.

Relevant Pages

  • Re: How can I tell programmingly that device is reset from ...
    ... "Bruce Eitman (eMVP)" wrote: ... > Depends on your CPU and kernel/bootloader. ... > The CPU usually has a status register which identifies the last reset cause. ...
    (microsoft.public.windowsce.embedded.vc)
  • Re: Partial shift register extraction in ISE
    ... Any register with a reset term should not infer SRL, ... I'm building a design where I want ISE to extract the shift ... Partial shift register extraction, that is. ...
    (comp.arch.fpga)
  • Re: dual port ram
    ... register file needs 3 registers initialising at reset. ... use is to build the DPRAM in the ordinary way, and then to build a regular collection of flip-flops with one FF per RAM location. ... These FFs are reset to 0 at power-up, and are changed to 1 whenever the corresponding RAM location is written - an easy ...
    (comp.arch.fpga)
  • [PATCH 1/1] IBM PPC EMAC driver:improved support for PHY, resending
    ... this was harder than fixing the driver). ... followed by a read/modify/write of the control register. ... what I found is that on at least one PHY model ... the read of the control register comes back with the soft reset bit set ...
    (Linux-Kernel)
  • Re: Now on 8.2.03i Re: Xilinx ISE ver 8.2.02i is optimizing away and removing "redundant" logic -
    ... MY_PROC: process (clk, rst) is ... Whatever is put in for "rst" will be the reset, and if you try to put ... I'm not sure what you mean by this, if you ask for other signals to be ... If you want to reset a register during "runtime" ...
    (comp.arch.fpga)