Re: RAM problems

Tech-Archive recommends: Fix windows errors by optimizing your registry

From: justme (nospam_at_spamest.com)
Date: 07/02/04 

Date: Fri, 02 Jul 2004 01:28:14 GMT

L2 cache has been a part of the processor die for several generations of
Pentiums. Don't remember exactly when that happened but there is no
separate chip or board for the cache.

"Kelly Cotter" <"deletethis"kelly.cotter@*deletethis*blueyonder.co.uk> wrote
in message news:qv1Fc.1550$XJ7.12997774@news-text.cableinet.net...
> "mm" <mm@discussions.microsoft.com> wrote in message
> news:314F3949-166A-4B9D-B855-AA4F7C842816@microsoft.com
> > i bought asus barebone terminator 2 with upgraded 1gb ram.
> > problem is that i`m having just 512. BIOS says that in L1 i`m having
> > 8 mb and in L2 - 512mb. windows detects just 512.is there anything
> > that i can do myself ? thx`s for any help.
>
> The standard Northwood P4 core contains 8KB of L1 cache (closest to the
> CPU), this small amount of memory has a very high read speed designed to
> pipeline data into the processor. Write speed is very slow with the idea
> that it would rarely need to be written to. L2 cache is 512KB with an
almost
> equal read and write speed.
>
> L1 and L2 are levels of cache memory in a computer. If the computer
> processor can find the data it needs for its next operation in cache
memory,
> it will save time compared to having to get it from random access memory.
L1
> is "level-1" cache memory, usually built onto the microprocessor chip
> itself.
>
> L2 (that is, level-2) cache memory is on a separate chip (possibly on an
> expansion card) that can be accessed more quickly than the larger "main"
> memory
>
>
> --
> If the information posted above helps then let me know.
> If it doesn't more fool you for believing me.
>
>
> ---
> Outgoing mail is certified Virus Free.
> Checked by AVG anti-virus system (http://www.grisoft.com).
> Version: 6.0.713 / Virus Database: 469 - Release Date: 30/06/2004
>
>
>

Relevant Pages

  • Re: Cached memory never gets released
    ... Stock linux 2.4.26 kernel. ... Due to flash bug 3M of memory gets lost due to font memory getting lost ... The output of "free" cache number steadily grows. ... longer to exhaust all of system memory with the cache. ...
    (Linux-Kernel)
  • Re: Problem: Creating a raw binary string
    ... > While its true that a 64-bit cpu will move twice the data per instruction it ... > Memory bus width plays an important role here and unless it too is widened / ... You are forgetting the two levels of cache in the processor. ... The memory chips are addressed in Row col fashion. ...
    (alt.comp.lang.borland-delphi)
  • Re: Is Greenspun enough?
    ... Most OSes memory map executables directly from the file system so code doesn't pollute the file cache or swap space. ...
    (comp.lang.lisp)
  • Re: Superstitious learning in Computer Architecture
    ... Without a LOT of logic or some other better approach, re-executing the instructions requires re-decoding and it ties up the cache memory bus transferring more data as instructions than the instructions are working on. ... The concept of cache is fundamentally flawed in that it STILL restricts access to one word per clock cycle, when a single modern ALU can easily use 5 plus whatever is eaten up with instruction accesses. ... The size of an optimizing compiler is proportional to the SQUARE of the size of the language times the SQUARE of the complexity of the machine - because all interactions must be considered. ...
    (comp.arch.arithmetic)
  • Re: FPGA-based hardware accelerator for PC
    ... I know that in most cases the CPU ... that it contsins no cache, as BRAMs are too precious resources to be wasted ... The BRAMs are what define the opportunity, ... many threads with full associativity of memory lines using hashed MMU ...
    (comp.arch.fpga)