Re: "100Mhz Assumed" Message at Bootup

Tech-Archive recommends: Repair Windows Errors & Optimize Windows Performance

"=?Utf-8?B?U0RKNjQ=?=" <SDJ64@xxxxxxxxxxxxxxxxxxxxxxxxx> wrote in
news:0FC80542-6FDC-4CA4-9E66-04D5624A08E4@xxxxxxxxxxxxx:

Thank you. Even though Everest Home is discontinued, I was able
to download and run the program. Results show: Under Memory Bus
Properties - Real Clock 100Mhz, Effective Clock 100 Mhz. <Does
this identify the maximum memory bus capability?> (Note: Front
Side Bus Properties display the same.) Under SPD:Memory Module
Properties for DIMM 1 - Memory Speed PC100 (100Mhz) Under
SPD:Memory Module Properties for DIMM 2 - Memory Speed PC100
(100Mhz), but SPD:Memory Module Properties for DIMM 3 - Memory
Speed PC66 (66Mhz) <This is the actual mem bus speed, right?>
Not sure where to find SPD "capabilities". Does this help? I
did save the audit report. Thanks for your time.

Looks like you have SDIMMs (RAM) with mixed speeds (2 at 100 and 1
at 66).

As you computers boots thru POST it checks for SPD information
physically located on a small chip on the SDIMMs and will set the
memory timings and speed accordingly. If that information is
inconclusive or not available, it seems to make an "educated
guess".

If you're not having problems, don't worry about it. Most SDIMMs
are conservatively rated and can be "overclocked". If you are
having problems, replace the SDIMM rated to run at 66Mhz with one
rated at 100Mhz.

Normally you'd try to place the slowest SDIMM into the Number One
slot. The system will usually set the RAM timings to the lowest
detected.

NG
.

Relevant Pages

  • Re: DEFCON 16 and Hacking OpenVMS
    ... memory on a PDP-11/70 sits on a separate memory bus. ... The massbus controllers have a direct access path to the cache controller bypassing the Unibus map, but are also located on the Unibus, but only for the CSRs. ... The Unibus talks directly to the CPU, but talks to the cache controller via the Unibus map. ...
    (comp.os.vms)
  • Re: AltairZ80 simulator updated
    ... connected to the memory bus is memory, ... and a non-RAM chip based device attached to the memory bus is memory mapped ... I/O, then would not a RAM-chip based device connected to the I/O bus be ... between memory and I/O - so statements like "a video card is memory ...
    (comp.os.cpm)
  • Re: My first Proxy Collector /w a stack
    ... memory access when we even get close to 8 cpus:). ... I can't even imagine how 8 cores are going to ... you cannot have 64 processors share the same memory bus as ... hardware to minimize that contention on the main bus. ...
    (comp.programming.threads)
  • Re: Intel Core Duo memory bus size
    ... The OP asked "What is the memory bus size " and the answer is 64 bits. ... the actual number of bits of the register set. ... > What is the memory bus size of the Intel Core Duo CPU? ...
    (comp.sys.mac.system)