Re: How can I get the object code loaction address in memory?

Tech-Archive recommends: Repair Windows Errors & Optimize Windows Performance

Thank you very much!
I think that may be useful for me to get the address.

"Scot T Brennecke" <ScotBspamhater@xxxxxxxx> дÈëÏûÏ¢ÐÂÎÅ
:eURjxQmgFHA.2156@xxxxxxxxxxxxxxxxxxxxxxx
> Perhaps what you are looking for is the "Disassembly view"? I believe you
can open the Disassembly
> window from the Debug menu, and you'll see the executing assembly code and
instruction address. You
> can also open the "Registers view" to see the values of all registers,
including the instruction
> pointer. Does this help?
> "collay" <mosan1981@xxxxxxx> wrote in message
news:%23AqUHAlgFHA.3868@xxxxxxxxxxxxxxxxxxxxxxx
> hi,everyone:
> I want to watch the object code`s load address in memory.
> I use the Visual Studio6.0.
> How can I do it?
> thank you!
>
> --
> collay
>
>


.

Relevant Pages

  • Re: High-bandwidth computing interest group
    ... few dedicated registers? ... There are GPUs with 256-1024 SP FPUs on them. ... 32b SP in a given operation, in parallel in one instruction. ... pipelining, e.g. spreading an 8 element vector over 2 cycles. ...
    (comp.arch)
  • Re: Trivia Question
    ... >> Make all the excuses for your ignorance that you like, but, yes, ... I thought that this was the point of *all* programming languages ... registers are pushed on the stack for PUSHA/PUSHAD? ... And if you don't study the instruction set ...
    (alt.lang.asm)
  • Re: Two probably impractical register file ideas
    ... two operands of an instruction are from different banks: ... providing banking or clustering hints. ... any instruction that reads two registers will do so from different ... intra-instruction banking may not be especially helpful. ...
    (comp.arch)
  • Re: AMD Bulldozer optimization guide
    ... arguably better than instruction sets. ... You don't really miss the immediates. ... Nearly every OS, on machines that do not switch some registers or run on a special interrupt stack in at least some modes, have some sort of "locore" - an area of memory whose address is such that it can be constructed via an immediate WITHOUT DESTROYING ANY REGISTERS, so that you can save the registers that you would have to destroy in order to access any region of memory further afield. ... "Constant pools" - a frequently used constant in a constant pool occupies DRAM, several places in the cache, and the register it is currently held in. ...
    (comp.arch)
  • Re: The coming death of all RISC chips.
    ... supporting full instruction decode from RAM, ... opcode up to the new top of the market. ... the the low 8 registers, as those registers do not have the extra ...
    (comp.arch)