Re: Error executing version of Net Framework

Thanks for your followup Hermawih,

Based on your description, I think your current concern is that how to
improve the performance when a user select a certain data item in the
Listbox and need to display the description of this item, correct?

Currently, what you've tried is

** postback the page whenever a user select a item in listbox and query the
database and set the queried value to textbox

** still postback the page whenever a user select a certain item in
listbox, but instead of getting description by querying the backend
database, you read the cached DataSet(in server memory) for data,

I'm wondering how much is the size of each record's description? Is it
possible that we embed all the items(of the same country) in page's
response and make it hidden. and when a certain record is selected we use
client-side script to display it in textbox?

Also, for server-side caching, are you using the ASP.NET Cache storage? I
suggest you cache the datatable for records of each country (but set a
expire timeout). Thus, whenever your page postback to query descrption of a
record, you always try looking up the Cache(for the DataTable that mapped
to a certain country). if cache is empty, you query backedn db to fullfil
the cache. for such cache scenario, it will add memory presure of the
server machine, however, we have to make the choice whether we should
improve the response time or memory usage.

Please let me know your opinion or if you have any other questions.

Sincerely,

Steven Cheng

Microsoft MSDN Online Support Lead



This posting is provided "AS IS" with no warranties, and confers no rights.

.

Relevant Pages

  • Re: Cached memory never gets released
    ... Stock linux 2.4.26 kernel. ... Due to flash bug 3M of memory gets lost due to font memory getting lost ... The output of "free" cache number steadily grows. ... longer to exhaust all of system memory with the cache. ...
    (Linux-Kernel)
  • Re: Problem: Creating a raw binary string
    ... > While its true that a 64-bit cpu will move twice the data per instruction it ... > Memory bus width plays an important role here and unless it too is widened / ... You are forgetting the two levels of cache in the processor. ... The memory chips are addressed in Row col fashion. ...
    (alt.comp.lang.borland-delphi)
  • Re: Is Greenspun enough?
    ... Most OSes memory map executables directly from the file system so code doesn't pollute the file cache or swap space. ...
    (comp.lang.lisp)
  • Re: Superstitious learning in Computer Architecture
    ... Without a LOT of logic or some other better approach, re-executing the instructions requires re-decoding and it ties up the cache memory bus transferring more data as instructions than the instructions are working on. ... The concept of cache is fundamentally flawed in that it STILL restricts access to one word per clock cycle, when a single modern ALU can easily use 5 plus whatever is eaten up with instruction accesses. ... The size of an optimizing compiler is proportional to the SQUARE of the size of the language times the SQUARE of the complexity of the machine - because all interactions must be considered. ...
    (comp.arch.arithmetic)
  • Re: FPGA-based hardware accelerator for PC
    ... I know that in most cases the CPU ... that it contsins no cache, as BRAMs are too precious resources to be wasted ... The BRAMs are what define the opportunity, ... many threads with full associativity of memory lines using hashed MMU ...
    (comp.arch.fpga)