Re: 70-292 simulation questions question

Tech Tip: Click here to run a free scan for Windows Errors and optimize PC performance

"Matt Wheeler" <spam@xxxxxxxxxxxxxxxxxxxxxxxx> wrote in message news:t72dnc1t2YBaO87aRVnytAA@xxxxxxxxxxxx

I have a question about the simulation questions. Are they graded based on final answer or are they graded on a click by click basis.


I would expect its more based on the final result. but if not, you do have the option to "reset" the simulation so that when you've worked out what steps you need, you can start it "clean" and do it correctly.

I've seen this question asked a couple of places as I've been reading through the cert groups today (catching up)...

GIven the vagueness of how we understand Microsoft's scoring policies, and the fact that the exams seem to be scored based on a "points earned" philosophy (there's no published maximum scores which would suggest the use of a "points lost" philosphy)...

It occurs to me that it's not impossible that the exams might include a scaled score on the simulations based on the efficiency or 'preciseness' by which one executes the simulation. I'd *like* to think that it's based entirely on the final solution and the net effect.... but... well....

I think I might take advantage of that "practice.... reset... answer" idea the next time I take a simulation-based exam.

--
Lawrence Garvin, M.S., MCBMSP, MCTS, MCP
Senior Data Architect, APQC, Houston, Texas
MVP - Software Distribution (2005-2007)

MS WSUS Website: http://www.microsoft.com/wsus
My Websites: http://www.onsitechsolutions.com; http://wsusinfo.onsitechsolutions.com
My MVP Profile: http://mvp.support.microsoft.com/profile/Lawrence.Garvin

.

Relevant Pages

  • Re: Is it possible to perform gate level simulation on a design without a reset?
    ... It's because of the simulation/synthesis mismatch that I've very dutifully added those pitifully unnecessary async resets throughout my recent designs except for the logic that I *know* will perform better without the constraints of an async reset. ... A flip flop that doesn't *need* to be reset will be an unknown so if the simulation says that some output is an 'X', but the design functionally performs what you want it to do in simulation even with the 'X', then there is no mismatch that needs to be resolved...and certainly not by adding an otherwise unneeded reset. ... If the data bus is 'X' but the output data qualifier is false then there should be no compelling reason to put resets on the data bus outputs. ...
    (comp.arch.fpga)
  • Re: Coding rules?
    ... A very simple mistake - I forgot to initialize the state vector at ... reset in a state machine - caused a difference between simulation and ... state vector was never reset in the hardware. ... state machine will fall to the "when others" clause, ...
    (comp.lang.vhdl)
  • Re: Is it possible to perform gate level simulation on a design without a reset?
    ... performance is needed) without the constraints of an async reset. ... the design functionally performs what you want it to do in simulation even ... The discussion is about adding async reset to establish unequivocally ...
    (comp.arch.fpga)
  • Re: xilinx beginner modelsim question
    ... to become more familiar with the modelsim and ise. ... some basic counter simulation in modelsim so I used this simple code ... process(clk, enable, reset) ... At the end I tried to select only testbench file and it ...
    (comp.arch.fpga)
  • Re: Coding rules?
    ... A very simple mistake - I forgot to initialize the state vector at ... reset in a state machine - caused a difference between simulation and ... state vector was never reset in the hardware. ...
    (comp.lang.vhdl)